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EVOLUTION OF THE COMMAND SUBSYSTEM
FOR THE NIMBUS FAMILY OF SATELLITES
John Pluth, Jr.
California Computer Products, Inc. 
Anaheim, California
Summary General
There are four satellites included in the 
NIMBUS spacecraft family. Two satellites 
have been launched, the third is about to 
be launched, and the fourth is presently 
being developed for launch in 1969. A 
Command Clock Subsystem is part of every 
NIMBUS Satellite, and each satellite has 
a Command Clock Subsystem which differs 
with its predecessor. A discussion of the 
differences among the Command Clock Sub­ 
systems is the purpose of this paper.
Introduction
The NIMBUS family of satellites is used 
to support meteorological research and 
development. Included in this family are 
the NIMBUS A, C, B, and D spacecrafts, 
which appear in that order. All NIMBUS 
spacecrafts have been designed and devel­ 
oped under the management of NASA's God- 
dard Space Flight Center. The function of 
the spacecrafts is to serve as orbiting 
test beds for instrumentation to collect 
weather data and perform other scienfitic 
experiments. Subsystems, other than exper­ 
iments, are provided on the spacecraft to 
aid and control the experiments. These 
subsystems, among others, are used to pro­ 
vide attitude control, primary power, 
telemetering, data recording, transmit­ 
ting, command control, and reference 
frequencies.
Many organizations have collaborated in 
developing the various subsystems for the 
NIMBUS satellites. Although each subsys­ 
tem was developed in accordance with 
specific individual requirements, all had 
to meet the design objectives of survival 
under severe environmental stresses during 
launch and at least six months operation 
in orbit. For NIMBUS D, the design goal 
for operation in orbit is a minimum of one 
year. California Computer Products,'Inc. . 
(CalComp) has been involved in the NIMBUS 
program since 1960.
CalComp's responsibility has been the 
design and development for all of the 
Command Clock Subsystems used in the NIM­ 
BUS spacecrafts• Each succeeding Command 
Clock Subsystem provided more capability 
than its predecessor* Although each Com­ 
mand Subsystem's external function is 
similar, it is the internal mechanization 
and increased functional capability that 
varies .
The command data link includes a Ground 
Station, Receiver, and Command Clock. The 
Ground Station transmits the data to the 
spacecraft receiver which demodulates, 
detects, and sends binary data bits on 
three channels to the Command Clock for 
decoding and processing. The Ground Sta­ 
tion data to be sent to the Command Sub­ 
system is processed by frequency modula­ 
ting three subcarriers and then trans­ 
mitted to the spacecraft by amplitude 
modulation. Four additional amplitude- 
modulated subcarriers are transmitted to 
perform emergency control. For NIMBUS D, 
the four individual subcarriers are added 
in pairs, before being amplitude-modulated, 
to provide six commands for emergency pur­ 
poses. It is through this Ground Station 
to spacecraft data link that control of 
all instrumentation on board the spacecraft 
is achieved. During the course of develop­ 
ing the different Command Clock Subsystems, 
there have been refinements to increase the 
reliability and functional capability of 
each. The increased performance was neces­ 
sary as each spacecraft added more instru­ 
mentation, thus, requiring more control 
with greater reliability.
The basic operation of each Command Clock 
Subsystem is similar in that they provide 
precision frequency outputs for experiment 
synchronization, stored commands for 
delayed command executions during the 
course of an orbit, real time and time code 
modulated outputs for information correla­ 
tion, and relay matrix drivers for satel­ 
lite subsystems control. The input/output 
functions of each Command Clock Subsystem 
are similar in function but differ in 
quantity. A comparison of the input/output 
functions and quantity for each Command 
Clock Subsystem is shown in Table 1.
NIMBUS A, Command Clock Subsystem
The NIMBUS A Spacecraft was the first of 
the series. It was launched in autumn 
1964. Its orbital, life lasted approxi­ 
mately one month. The failure was due to 
a power lost because the solar cell panels 
could not be controlled to keep them 
oriented toward the sun. The bearings in 
the motors to drive the solar cell panels 
froze, making panel positioning inoperative*
While on board the .NIMBUS A Spacecraft,
the Command Clock performed its functions well.
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It interfaced with three experiments plus • 
the other service-type subsystems to pro­ 
vide them with timing and command signals.
The operation, of best 
be explained with aid of block 
diagram. in Figure 1*
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The basic operational parts of the Command 
Clock other than the power supply, drivers,
and telemetry networks are a precision 
crystal oscillator, time-based generation, 
delay line memories, control matrix flip- 
flop register, and the relay matrix dri­ 
vers. The oven-controlled precision 
crystal oscillator provided an 800-kHz 7 
signal which was stable to 1 part in 10 . 
The oscillator drove an internal pulse 
generator which clocked all the flip-flops 
in the Command Subsystem. The time-based 
generator consisted of a series of flip- 
flops to divide the 800-kHz signal to pro­ 
vide various reference frequencies at the 
interface. Each frequency exhibited the 
same relative precision due to its common 
origin.
Three input channels were required to com­ 
municate with the Command Subsystem. The 
three channels provided data bits, bit 
synchronization, and parity bit synchroni­ 
zation. Figure 2 shows the relationship 
among the three input channels which are 
designated as the W, X, and Y signals.
BCD Char-4
Data
X
Y u
0
1
0
1
FIGURE 2
NIMBUS A Command Clock Input 
Channels Waveform, Relationship
~LJ Strobe Char. 
J Sync.
As can be seen, the W channel carried the 
command information in the form of a 5-bit 
character transmitted NRZ (non-return-to- 
zero) ; four bits contained the data, and 
the fifth bit contained the odd parity in­ 
dication. The maximum data rate was 120 
bits per second. The X and Y channels were 
timing signals to ensure synchronization 
of the satellite clock. The X signal was a 
reference square wave 90 degrees out of 
phase with W, and Y was a character sync 
channel with a pulse marking the parity bit 
time of the channel.
The data word for the Command Clock Sub­ 
system consisted of 12 BCD characters (48 
bits). The first character was a flag 
character for satellite identification, 
The next ten characters were data charac­ 
ters, indicating time or indicating a com­ 
mand instruction with time of execution. 
The last character was an ENTER code to 
store the data into the command storage 
delay line. Each command was transmitted 
twice; the second command was rejected* if 
the first entered the stored command mem­ 
ory correctly. As each character was 
received by the Command Clock, it was pro­ 
cessed through the timer delay line memory 
where the message was parity checked and 
stored until a full word was received. 
The timer memory was divided into four 
sectors as shown in Figure 3.
1 Write 
FF
1 " I
Coarse Time 
40 Bits
Fine Time 
40 Bits
Ty ^m.
1
Input Buffer 
Ho. 2 40 Bits |
Input Buffer [ ,^| Read |_j 
No. 1 40 Bits | ^ FF f~^
Timer Delay Line Memory
01 CO CM H O CTi CD l> VD U"»IT) ro m ro ro r^r^mrnf^cvicNrxicNicxtcNi CM CM CM CM H1 H i— i H; H H H ' H •— i H o o oooooooo
BCD 
10
I All input 
!•••••• — characters 
entered here
Input Buffer No. ' 1
BCD 
10
BCD 9 
or 
Oct 3
BCD 8 
or 
Oct 2
BCD 7 
or 
Oct 1
BCD 
6
BCD
5
BCD 
4
BCD 
3
BCD'
2
BCD
1
Station Hundreds Tens Units Tens Units Tens Units Tens '-Units 
Data Days or Days or Days or Hrs. Hrs. Min, Min, Sec., Sec., 
• Com, Bits Com, Bits Com. Bits Input Buffer No. 2
BCD BCD
Tenths Hundredths
Seconds Seconds JEjLne Tinte Counter
BCD 
10
BCD 
9
BCD 
8
BCD 
?
BCD 
6
BCD 
5
BCD
4
BCD 
3
BCD 
2
BCD
1
slalloii Hundreds fens ifnlti Tens Units fens Units Tens Units 
Data Days Days Days Hrs* Hrs. Min. Min., Sec* Sec,.
Coarse Time Counter
FIGURE 3
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Two sectors served1 as input buffer regis­ 
ters* The third sector was a real time 
counter capable of being updated by com­ 
mand. The fourth sector, designated the 
fine time counter, served as a divider of 
the IQQ-Hz signal to provide a 1-Hz signal 
output•
The Buffer No, 1 register held each, char­ 
acter until parity checked. The character 
was then shifted into the Buffer No. 2
register where the ten data characters 
were collected, before being transferred to 
the command storage delay line memory 
shown in. Figure 4 * The infoxma.ti.on was 
stored in the command storage delay line 
1 ocat i on, de s ignated by the ENTER code . 
There were five different ENTER codes, one 
for each command storage memory location.
The command storage memory contained in­ 
formation on. what command was to be exe­ 
cuted and the time of execution. Each 
word of the stored co^mmand had its time of
execution compared with the coarse time 
counter in the timer loop. When agreement 
occurred, the command was gated into the 
control matrix flip-flop register where it 
was decoded to select the appropriate 
column and row drivers of the relay matrix 
drivers. Since it had an 8 x 16 matrix, 
the Command Clock was capable of executing 
128 different commands. The duration of 
the command execution was 68 milliseconds. 
All five storage commands could be exe­ 
cuted, within, a minimum time of five sec­ 
onds or be delayed up to 24 hours.
Aside from the frequency outputs, telem­ 
etry outputs, and command outputs, the 
Command Clock Subsystem transmitted B. 
Minitrack time code output, which contained 
the clock real-time information. This 
output was a continuous pulse-width modu­ 
lated (PWM) signal divided into ten 100- 
millisecond intervals, representing a real 
time. Figure 5 shows the Minitrack Time 
Code Format.
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Minitrack Time Code Format
2Physical Characteristics of NIMBUS Satellite 
Command Clock Subsystems
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Nickel-plated, mach­ 
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One Box 
Nickel-plated, mach­ 
ined case of cast 
magnesium alloy. 
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Volume: 0.36 cu . ft.
20 pounds
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mounted on one side 
only — 23 boards
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craft Apr ,1964
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This time code was made available to the 
other subsystems in the satellite in serial 
fashion. The NIMBUS A Command Clock Sub­ 
system generated two other Mini-track out­ 
puts. These were coherent 10-kHz and 
50-kHz carriers amplitude modulated by the 
Minitrack binary time code.
Information pertaining to the physical 
••characteristics of the NIMBUS A Command 
Subsystem is shown in. Table 2.
The NIMBUS C spacecraft was launched on 
15 May 1966. As of this writing! some of
its subsystems have stopped operating, but 
others are still functioning to provide 
useful weather data. For the most part, 
the satellite has exceeded its operational 
goal of six months in orbit and the Com­ 
mand Clock Subsystem on board is one of 
the subsystems still operating.
The NIMBUS C Command Clock Subsystem 
interfaced with four experiments. Its 
operation is the same as that of NIMBUS A 
except that it had an increase in its out­ 
put capacity as indicated in Table 1. In
addition to its output capability increase, 
it also had some refinements in its inter­ 
nal logical operation. The NIMBUS A Com­ 
mand Clock Subsystem block diagram shown 
in Figure 1 is still applicable for 
describing the operation of the NIMBUS C 
Command Clock Subsystem? however, changes 
have been made within, the blocks. The 
most significant changes have been the 
replacement of the 800-kHz signal source 
with a 3,2-mHz oven-controlled crystal 
oscillator. The reason for the increased 
frequency is that the 3.2~mHz crystal, 
oscillator exhibited, more stability as 
crystals are more suitable for operation 
at the higher frequencies. Another change 
in the C. internal mechanization was 
the Increase in the amount of storage in 
both the timer and command storage delay 
1 i. ne memor I e s. A n add it I ona 1 woo:A wa s
to the -timer memory, and 11 words 
were to the storage memory* 
The new word, added to the tinier memory 
used as a data output buffer register. 
Besides the addition of this output buffer, 
additional, functions were implemented in 
the input buffer No. 1 and. the fine time- 
counter registers,. Figure 6 shows the 
configuration of the timer memory.
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NIMBUS C Command Clock Timar Delay Line Registers
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Input buffer No. 1 register contained a 
binary "timeout" counter which determined
the time duration since the last Ground 
Station command access, and issued two com­ 
mand matrix timeout commands for emergency 
purposes if the duration exceeded nine hours, 
Other functions of the buffer No. 1 register 
are the same as for the buffer in the NIMBUS 
A Command Clock Subsystem, The input buffer 
No. 2 register performed the same function 
as it did in NIMBUS A,
The fine time counter register was changed. 
In addition to containing the counter which 
divided the 100-Hz signal to a 1-Hz signal, 
it also contained four other counters. 
These were a 6-bit binary counter to divide 
a 1-Hz signal by 40 for establishing the 
data code output word length; a 4-bit bi­ 
nary readout counter whose setting determined 
which of the 16 memory locations would be 
transmitted over the data code word output 
channel? a 4-bit binary sector counter which 
defined the 16 memory word locations in the 
stored command delay lines? and a 4-bit, 
binary counter which specified the memory 
location last filled.
The capacity of the command storage memory 
was increased, to sixteen 40-bit words. 
This memory was divided into two sections 
designated as hot storage and cold storage. 
The hot storage portion contained twelve 
words for delayed command execution. The 
hot storage portion contained the remaining 
four words which were accessible by command 
only for use with other subsystems aboard 
the spacecraft. A fourth channel (Z chan­ 
nel) added to the NIMBUS C Command Clock 
Subsystem, was used to provide the input' to 
initiate the data code word output action.
Another change in the .Command Clock was 
brought about by a NASA request that there 
be some new means Q: £ indicating that a 
command was stored in the memory. In
NIMBUS A, the fact that a command must have
been stored properly could not be verified 
until telemetry signified a change in the
subsystem's condition as a result of that 
particular command being stored. To im­ 
prove upon this, a provision was made in 
the NIMBUS C Command Clock to send a veri­ 
fication tone back to the Ground Station 
by Way of the telemetry transmitter when­ 
ever a command was successfully entered 
into the command storage memory.
Physical characteristics of the NIMBUS C 
Co^mmand Clock Subsystem are shown in 
Table 2,
NIMBUS B_Ccjranan_d_C.lgck Subsystem
The NIMBUS B spacecraft is scheduled to be 
launched sometime during spring 1968* The 
Command Clock for this spacecraft is the 
third of the series and interfaces with 
nine experiments on board the spacecraft* 
Because of the increase in the number of 
experiments arid because of the important 
role of' the Command Clock, NASA specified 
that this Command Clock be redundant. The 
design, objectives of the NIMBUS B Command
Clock were not directed toward a more com­ 
plex system and increased capability/ but 
rather a tend toward simplifying the func­ 
tional operation and increasing the relia­ 
bility to ensure the probability of mission 
success,
To achieve redundancy and. "keep development 
costs down., CalComp used modified NIMBUS C 
type Command Clocks and OR'd their outputs 
through a third box* The third box served 
as an interface box and contained relays to 
switch the output lines of either of the 
two Command Clocks, Operationally, both 
Command Clocks are turned on during launch*
The basic individual NIMBUS B Command Clock 
differs from the NIMBUS C Command Clock as 
the result of some minor modifications. 
One modification was the addition of a log­ 
ical mechanization to reject patterned, 
spurious input pulses received on the three 
input channels. During the orbit of the 
NIMBUS C spacecraft, it was discovered that 
this type of spurious noise was occasion­ 
ally being processed into the command sub­ 
system. Another modification was the 
elimination of the data code words f thus 
enabling the stored command memory to use 
a full 16 words of storage for delayed 
command executions. With the elimination 
of the data code word, the Z. channel input 
was also eliminated as the "timeout 11 
counter function.
The interface box is a self-contained unit 
housing 48 relays mounted on twelve printed 
circuit boards. The relays consist of 
latching and non-latching types. In addi­ 
tion, the printed circuit boards contain 
discrete component OR gates for the input 
lines from the Command Clock Subsystems. 
Some of the relays can be pulsed: by either 
Command Clock's command matrix through the 
OR gates. Further, for redundancy purposes, 
relay switching can be initiated by an 
unencoded command issued under Ground 
Station control. The signal flow diagram 
of the interface box is shown in Figure 7.
The two command clocks and interface box
combination not only provided, an increase 
in reliability through redundancy, but 
also an increase in stored commands to 32, 
and matrix driver fan outs to execute 
approximately 170 commands. The increase 
in the total commands which could be exe­ 
cuted was mechanized by using particular 
matrix drive lines of each Command Clock 
Subsystem independently of each other,. 
Redundancy on certain, relay driver output 
lines considered to perform, prime functions 
limited the total, number of different com­ 
mands to the 170 amount rather than the 
full 256.
Physical characteristics of the NIMBUS C
Command Clock Subsystem are shown in 
Table 2.
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FIGURE 7 
NIMBUS D Command Clock Interface Box Signal Plow
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NIMBUS p Command Clock Subsystem
The NIMBUS D Command Clock Subsystem is
the last of the series and is presently 
under development. It is a new design and 
will interface with eleven experiments on 
board the spacecraft. The new design for 
the NIMBUS D Command Clock Subsystem is 
required to incorporate the changes in 
design objectives. Its functional objec­ 
tives are the same, to process and issue 
timing and command signals.
The design changes require an increase in 
reliability to achieve an orbital life of 
at least one year, conformance to a stan­ 
dard up-data link PCM format, real time
command executions, repeatability of exe­ 
cutions initiated by stored commands, and 
return to a one-package subsystem.
The logic mechanization requires the use 
of integrated circuits, hybrid circuits, 
and MOS shift registers. Packaging re­ 
quires the use of multilayer printed 
circuit boards and flexible cabling for 
interboard interconnections.
To achieve reliability, the NIMBUS D Com­ 
mand Clock Subsystem is designed to be 
selectively redundant. Selective redun­ 
dancy refers to switching various 
sections of the total redundant sections 
to obtain a full operating subsystem. 
Figure 8 shows a functional block diagram 
of the full redundant subsystem.
Serial Data
W 
X 
Y
Real Time External
Space­ 
craft
Input 
Powe r
Real Time Commands
ComDec (P)
Command Clock 
Internal Timing
: Unencoded •
I Command ON I
real Time Com-I mand OFF l
(P) = Primary 
(R) = Redundant
— ' Precision
Frequency Outputs
Time Code
r Stored Command 
Verification
FIGURE 8
NIMBUS D Co^mraand Subsystem Functional Block
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Operationally, three input channels pro­ 
vide the data inputs to a real time com­ 
mand decoder (ComDec) where all incoming 
data is processed. The input signal time 
relationship is different than that used 
with the other command subsystems. Figure 
9 shows the relationship among the three 
input channels relative to the NIMBUS D 
Command Clock Subsystem. The W channel
inputs data bits in NRZ form at the rate 
of 128 per second. The X channel is the 
W channel frequency and is positioned so 
that it has a positive-going transition 
in the middle of every data bit to pro­ 
vide the data strobe. The Y channel 
serves as a message duration pulse. The 
absence of the Y signal disables the 
ComDec input operation.
W
50 Bits
7..8ms Bit Time
n . Binary 
Data (NRZ)
h*-
Strobe
7 .8ms
1
Duration of Message or 2048 Bits
———————l I——————
Ir
FIGURE 9 
NIMBUS D Command Clock Input Waveform Relationship
There are five modes of operation pertain­ 
ing to the ComDec; real time command inter­ 
nal, real time command external,, command 
data storage, time code set, and serial 
data output. Four data input formats are 
required to operate in these five modes.
The real time command message format is 
shown in .Figure 10a. The message consists 
of 501 bits. Twenty-five bits define the 
sate11i te address, Co mDec key, operational 
mode and command to be executed. The 
remaining twenty-five bits are the cample- 
me nt of the preceding twenty-f iv e bits, 
All bits are checked for accuracy before 
any action takes place. The address bits 
a nd key b i t s* inc lud i ng the i r c o mp 1 erne n t s, 
are compared with hard wired data. bits. 
The mode and command bits which are cap-. 
tured in flip-flop registers are com­ 
pared against their corresponding comple­ 
mentary bits. The fiftieth bit is the 
parity bit. If the bit-by-bit comparison 
and parity test pass,, the command is 
accepted , decoded and exe cuted.
I f the b i, t -by —b 11 c o mpar i s on fails , th e 
ComDec control logic will set a telemetry 
error flag, reject the erroneous word and 
continue to accept the incoming data.
The real, time command execution is initi­ 
ated through the 2 x 16 matrix which is 
used for internal, switching control or 
through the 16 x 30 matrix for external 
control. The decision as to whether the 
command is to be internal real time or 
external, real time is established by the 
mode bits in the message.
The ComDecs are independent in that they
require secondary power plus the signals 
from the three Input channels to operate. 
No i nterna1 system clock is required. In 
addition, the ComDecs are exempt from the 
selective redundancy concept as each has 
its own power supply source which cannot 
be switched to work with each, other. The 
initializing action to place a ComDec into 
the operational, mode is to transmit an 
unen c o de d c o mman d f r o m, the G r ou n d Station. 
Th is command act iv ate s bo th ComDecs. By 
internal real time command execution and 
proper ComDec identification through, the 
key bits, one ComDec can turn the other 
off,
The command storage data mode transfers 
input data to' the command storage (Com- 
Stor) section for processing and storage. 
The ComStor performs data, storage by using 
dynamic type MOS shift registers which are 
capable of holding 50 bits of information* 
These shift registers are circulated, at 
a 100 -kHz .r1 a t e a nd r e qu ir e a 2 -ph a s e 
clock for the shifting operation. There 
are two ComStor sections which provide the 
capab i 1 i, t y o f 3 0 s t ore d c omma n d s, 15 i n 
e a ch s e c t I on . The1 ComS t or s a r e not c on - 
side red to be redundant as both, can. be 
active at the same time* However, redun­ 
dancy can be achieved by storing the same 
commands with the same time of execution 
in both ComStors.
The command data format message sent to 
the CoraStor is shown in Figure lOb. Only
bits 11 through 50 have any real signifi­ 
cance. The 15 D bits contain the time 
for command execution; the 14 E bits 
determine the repeat time; and the C bits 
hold the command to be executed.- The R 
and A bits are used to establish if a 
command is to be repeated or not. The 
address and mode bits are used for a mes­ 
sage validity check by the ComDec section 
only.
The D bits are decremented at the rate of 
once every two seconds and then tested for 
zero (the condition which will cause the 
command to be executed). If R is "one" 
and A is "one," the repeat time held in 
the E bit position is rewritten into the 
corresponding bit position of the D posi­ 
tions. If R is "zero" and A is "one", 
then the command is executed one time. 
Because the D bits are decremented once 
every two seconds, 15 bits will provide 
up to 18 hours delay. If the repeat bit 
is used, then delays can be repeated at 
intervals up to nine hours.
Each of the two ComStors are individually 
controlled. Their MOS registers can be 
sequentially or selectively filled, have 
their contents verified, be placed in an 
activate mode for command delayed execu­ 
tions or be completely inoperative by 
turning off their power supplies. The 
ComStor operating modes are initiated 
under real time command control issued 
by the ComDec. In the fill mode, the fill 
counter is reset to service the MOS 
registers. As each device is loaded the 
counter is incremented. However, if a 
MOS register contains information that is 
to be retained, a real time command is 
issued which increments the counter to 
skip that register and preserve its con­ 
tents . The verify mode allows each MOS 
register to be interrogated, formatted in 
the time code data format, and transmitted 
to the Ground Station at the rate of one 
word per second for comparisqn with com­ 
mand storage data initially transmitted. 
The time portion of the stored data is 
decremented once every two seconds during 
the verify mode to preserve the time of 
stored command execution. However, dur­ 
ing this mode no commands will be executed 
should any register happen to be all zeros. 
The activate mode enables the ComStor to 
issue a command each time a MOS register 
is decremented to zero provided that the 
A bit is a "one." All ComStor commands 
to be issued are sent to the matrix 
decoder/driver section for execution.
The matrix decoder/driver section receives 
commands for execution from the ComDec or 
either of the two ComStors. To solve the 
race to the matrix problem, the ComDec is 
given priority over the ComStors and each 
ComStor is time phased so that only one 
ComStor section can output commands at a 
particular second. If a ComStor is ready 
to issue a command, and a real time com- 
mand is being processed in the ComDec/ the 
ComStor command will be held up until the 
real time command is executed.
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NIMBUS D Command Word Formats
The matrix decode driver section performs 
the same function as the other Command 
Subsystems. However, it is mechanized with 
hybrid circuit type relay drivers. The 
matrix is 16 x 30 to execute 480 commands. 
The matrix is redundant and because of the 
redundant driver mechanization, the space­ 
craft has four chances of executing each 
particular command. The time duration for 
any command execution is 53 milliseconds. 
In two seconds, it is possible to execute 
all stored commands plus two real time 
commands.
The third operating mode of the ComDec is 
to transfer a time code set message to the 
time code generation section. The time 
code generation section performs two func­ 
tions. It provides real time and generates 
the precision frequencies for the space­ 
craft subsystems. Time code data is gen­ 
erated in conjunction with a 50-bit MOS 
shift register which contains 10 BCD char­ 
acters signifying time from one second 
increments, the smallest, to hundreds of 
days, the largest. If the time code regis­ 
ter is to be updated, a time set code 
message consisting of the format shown in 
Figure lOc is processed through ComDec and 
stored in the time code data MOS register 
which can be commanded to a fill mode. 
The time code data format uses only 40 
bits, 11 through 50 inclusively, for time 
processing.
The time code generation section divides 
the signal from the 3.2-mHz oscillator to 
generate the various coherent precision 
frequencies for other subsystems. Signal 
division is accomplished with flip-flop 
ripple counters whereas synchronous flip- 
flop operation was used in the preceding 
NIMBUS Command Clock Subsystems. The 
integrated circuit ripple counters are 
much faster than their discrete component 
counterparts; therefore, synchronous 
clocking is not necessary to keep the 
signals coherent.
The last mo^de of operation for the ComDec
is the serial data transfer mode. The
serial data transfer mode is associated 
with another subsystem on the spacecraft. 
The serial data mode format is shown in 
Figure lOd. The ComDec switches the
receiving subsystem into its data input 
mode. As the serial data is transmitted
to the spacecraft, the ComDec receives, 
checks the address, parity and key bits. 
These items are stripped out and only the 
36 data bits are sent to the subsystem. 
The ComDec has been designed not to inter­ 
rupt, this serial data transmission mode 
under any circumstances* Therefore, dur­ 
ing the checking portion of the input word, 
if an error is detected, a flag is set and 
telemetered back to the Ground Station, 
The only manner in which the Command Clock 
Subsystem can be taken out of the serial 
data mode is to drop the Y input pulse 
which resets the ComDec to the look-for- 
sync-word condition.
The other sections shown in the block 
diagram contain the secondary power levels, 
telemetry networks, and amplifiers.
Physical characteristics pertaining to the
NIMBUS D Command Clock Subsystem are shown 
in Table 2.
Conclusion
The evolutionary process of the NIMBUS 
Command Clock Subsystems has progressed 
from the single box, non-redundant, dis­ 
crete component type to a three box, dual- 
redundant, discrete component type and back 
to a single box, selectively redundant, 
state-of-the-art component type. The trend 
has been to provide more capability into 
the same or less space, exhibit a high 
probability of successful operation and 
provide system flexibility for additions 
or delections without going through a full 
design and development program. The NIMBUS 
D Command Clock Subsystem is designed to 
meet these requirements.
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